

# **Use of ALD and selective isotropic etch / ALE in the manufacturing of advanced logic and memory devices**

**Thorsten Lill, Harmeet Singh**

**Lam Research Corp.**



# Outline

- Introduction
- Patterning with Atomic Scale Fidelity: Use of ALD and ALE
- Deposition and etch technologies
- Formation of High Aspect Ratio Scaffolds: HAR Dielectric Cryo Etch
- Lateral Stacking: ALD and selective isotropic etch / ALE
- Application examples

# Scaling Approaches




2D



Monolithic 3D


# Conventional 2D Integration

Example of ReRAM memory cell with two electrodes and metal oxide memory layer




*2D integration requires top-down vertical etch and deposition.*

# Conventional 2D Integration




*3D integration requires vertical and lateral etch and deposition.*

# Deposition and Etching: Chemistry Aspects



# Deposition and Etching: Physics Aspects



## Deposition:

Energies of several eV to overcome activation barrier

## Subplantation:

Penetration in the top layers of a growing film with the goal to change structure and increase film density. Widely used in carbon deposition.


## Implantation:

Deep penetration accompanied by sputtering. Can be used to modify the composition of a deposited film.

## Sputtering:

Ejection of surface atoms at the end of a collision cascade. Onset of sputtering at the sputtering threshold (several 10 eV). Sputtering yield increases with the square root of the ion energy. Direction ALE used difference in threshold for modified and original material.


# Vacuum Deposition and Etch Technologies





# Atomic Layer Deposition

Temporal and spatial separation of two half-reactions:




**Example  $\text{Al}_2\text{O}_3$  ALD:**


Precursor A:  $\text{Al}(\text{CH}_3)_3$

Precursor B:  $\text{H}_2\text{O}$


Self-limited or saturated half-reactions:





**Ideal ALD window:**




**ALD Benefit: Conformality**



# Directional Atomic Layer Etch




K. Kanarik et al., *J. Vac. Sci. Technol. A* 33, 020802 (2015).




*ALE addresses RIE challenges by separating modification and removal into self-limited steps.*

# Self-aligned Multiple Patterning

Double Patterning










Quadruple Patterning




Si Carbon SiO<sub>2</sub> SiN

# Patterning Evolution (Logic Devices)


First year HVM	2000	2010	2012	2014	2018	2020	2025
Node	130 nm	32 nm	14 nm	10 nm	7 nm	5 nm	2 nm
Patterning Technology	DUV SP 	Immersion DUV SP 	Immersion DUV DP 	DUV QP 	0.33 NA EUV SP 	EUV DP 	0.55 NA EUV SP 
ALD application			<ul style="list-style-type: none"> <li>SiO<sub>2</sub> spacer dep</li> </ul>	<ul style="list-style-type: none"> <li>Enhanced spacers (new materials, grated composition)</li> </ul>		<ul style="list-style-type: none"> <li>Enhanced spacers (new materials, grated composition)</li> </ul>	<ul style="list-style-type: none"> <li>Vapor phase infiltration</li> </ul>
Potential ALE application				<ul style="list-style-type: none"> <li>Spacer etch</li> </ul>	<ul style="list-style-type: none"> <li>EUV resist treatment</li> <li>Underlayer open</li> <li>Mask open</li> </ul>	<ul style="list-style-type: none"> <li>EUV resist treatment</li> <li>Underlayer open</li> <li>Mandrel open</li> <li>Spacer etch</li> </ul>	<ul style="list-style-type: none"> <li>EUV resist treatment</li> <li>Underlayer open</li> <li>Mask open</li> </ul>

# ALD and ALE Applications in EUV Double Patterning (BEOL TiO<sub>2</sub> hardmask)




## Underlayer open

1. Line edge smoothing with ALE type carbon deposition / removal cycles
2. Directional ALE for dielectric underlayer opening selective to EUV resist




## Mandrel etch

RIE is sufficient. Cryo etch has been demonstrated to have superior line bending performance.



## Double Patterning

3. ALD SiO<sub>2</sub>, SiN or Metal oxide ALD
4. Directional ALE for spacer opening selective to etch stop.
5. Thermal ALE for mandrel pull
6. Directional or thermal ALE for etch stop open




## Mask etch


RIE is sufficient. Line is proportional to ion energy. Directional ALE could be option. ALD deposition of the mask can reduce internal stress and reduce line bending.

Si TiO<sub>2</sub> DUV PR Carbon EUV underlayer SiO<sub>2</sub> Non-volatile etch stop Low k dielectric

# How to utilize deposition and etch technologies to realize complex 3D devices?




Mii (tsmc), IEDM 2024




# 3D Devices: The era of ALD and isotropic selective etching / ALE

Logic




Flash




ReRAM  
PCRAM  
FERAM

DRAM



*The need for lateral processing drives demand for ALD and isotropic selective etch.*

# Scaffold Materials





*Key building block for 3D devices is a structure which houses transistor and/or memory devices*

- *Comprised of at least two materials*
- *One material is dielectric. Another material can be conductor or sacrificial material*
- *Etching properties drive the use of silicon-based materials*
- *Etching of tall  $\text{SiO}_2$  / metal stacks are very hard to etch with high etch rate*
- *Typical stacks and deposition methods:*

Stack	3D Device	Layer Replacement	Stack Deposition method
$\text{SiO}_2$ / SiN (ONON)	RG NAND	SiN $\rightarrow$ W, Mo	PE CVD
$\text{SiO}_2$ / poly-Si (OPOP)	GF NAND	n/a	PE CVD
Si / SiGe	3D DRAM	SiGe $\rightarrow$ $\text{SiO}_2$ , SiN, metals	Epitaxy
Si / SiGe	GAA FET, CFET	SiGe $\rightarrow$ metals, SiN	Epitaxy




# High Aspect Ratio Etching of $\text{SiO}_2/\text{SiN}$ for 3D NAND Memories



- *Industry is ramping 2xx layers and roadmaps to 5xx  $\text{SiO}_2/\text{SiN}$  layers have been announced.*
- *Aspect ratios are approaching 100.*
- *The path to 1000 layers will be etched (<https://newsroom.lamresearch.com/1000-layers-NAND-etch>).*
- *Novel etch solutions are needed.*



# High ONON Dielectric Etching Rate at Lower Temperature



*Surface coverage can be increased at low temperatures when non-dissociated species can physisorb.*

# Cryo™ Etch Benefits for High Aspect Ratio SiO<sub>2</sub>/SiN Etching

## Cryo™ 1.0



### Cryo™ 1.0:

- Higher etch rate
- Better mask morphology

*“Scaling to 1,000-Layer 3D NAND in the AI Era”, Counterpoint Research and Lam Research White Paper July 2024*

## Cryo™ 2.0

Profile Deviation (max-min/depth)	0.2%
--------------------------------------	------

Depth	>8 μm
-------	-------

### Cryo™ 2.0:


- Further increased etch rate

### Cryo™ 3.0:

- Uniform hole diameter top to bottom

*H.Singh, Semicon West, July 2024*

## Cryo™ 3.0



# Active Materials: Logic, DRAM, NAND, Power and Optical Devices

Material Class	Material	ALD	Dir. ALE	Iso ALE
Silicon compounds	Si			
	SiGe			
	SiO <sub>2</sub>			
	SiN			
	SiC			
	SiCO			
	SiNC			
III-V semiconductors	GaAs			
	GaN			
	GaNAl			
2D materials	WS <sub>2</sub>			
	WSe <sub>2</sub>			
	MoS <sub>2</sub>			
	MoSe <sub>2</sub>			
	Graphene			
Carbon and carbon polymers	amorphous carbon			
	carbon based polymers			

Material Class	Material	ALD	Dir. ALE	Iso ALE
Metals and metal alloys	W			
	Mo			
	Ru			
	TiAl			
	GeSbTe			
	OTS (GeAsTe, GeSe, GeTe)			
Metal oxides	HfO <sub>x</sub>			
	Al doped HfO <sub>x</sub>			
	ZrO <sub>x</sub>			
	HfZrO <sub>x</sub>			
	La doped HfZrO <sub>x</sub>			
	LaO <sub>x</sub>			
	Y <sub>2</sub> O <sub>3</sub> incl. Eu, Er doping			
	TiO <sub>x</sub>			
	TaO <sub>x</sub>			
	AlO <sub>x</sub> , AlO <sub>x</sub> N <sub>x</sub>			
	NbO			
	SnO			
	InGaZnO, InO <sub>x</sub>			
Metal nitrides	TiN			
	TaN			
	WN <sub>x</sub> Cy			

## Source:

ALD: 2020 – 2024 IEDM, VLSI and SPIE Advanced Lithography Symposia


ALE: 2020 – 2024 IEDM, VLSI and SPIE Advanced Lithography Symposia and predictions by author

# Active Materials by Memory Type

		Flash	3D DRAM	RRAM (CB, Ox)	FeFET memory	PCRAM
Transistor	Channel	Poly-Si	Single cryst. Si	Poly-Si	Poly-Si, IGZO	Single cryst. Si
	Gate oxide	SiO <sub>2</sub> , HfO <sub>x</sub>	SiO <sub>2</sub> , HfO <sub>x</sub>	SiO <sub>2</sub>	HfZrO <sub>x</sub>	SiO <sub>2</sub> , HfO <sub>x</sub>
	Gate	W, Mo	W, Mo	Poly-Si	W	Poly-Si
	Charge trap	SiN, HfO <sub>x</sub>				
Resistor	Electrode	n/a	n/a	W, TiN, Zr, Ti	n/a	W
	Variable resistor			HfO <sub>x</sub> , TiO <sub>2</sub> , Ta <sub>2</sub> O <sub>5</sub>		GST: GeSbTe OTS: GeAsTe, GeSe, GeTe
Capacitor	Electrodes		W	n/a		n/a
	Dielectric		High k dielectric			

# Atomic Layer Deposition

Temporal and spatial separation of two half-reactions:




**Example  $\text{Al}_2\text{O}_3$  ALD:**


Precursor A:  $\text{Al}(\text{CH}_3)_3$

Precursor B:  $\text{H}_2\text{O}$


Self-limited or saturated half-reactions:




**Ideal ALD window:**



**ALD Benefit: Lateral Gapfill**




# ALD Database



*“Atomic Limits” database is regularly updated at [www.AtomicLimits.com](http://www.AtomicLimits.com).*

# Selective Isotropic Etch: Thermal Atomic Layer Etch

Temporal and spatial separation of two half-reactions:




**Example  $\text{Al}_2\text{O}_3$  ALE:**


Precursor A: HF

Precursor B:  $\text{Al}(\text{CH}_3)_3$


**Ideal ALE window:**



**Self-limited or saturated half-reactions:**




**ALE Benefit: Isotropy, Top – Bottom Uniformity**






# ALE Database




*“Atomic Limits” database is regularly updated at [www.AtomicLimits.com](http://www.AtomicLimits.com).*

# Novel capabilities combining ALD and Selective Etch / ALE




## Lateral integration




## Smooth thin films

Gertsch et al.; J. Vac. Sci. Technol. A **39** (2021) 062602



## Crystalline thin films

Yurchuk et al., Thin Solid Films **533**, 88 (2013)







## Area selective deposition

Song et al.; Chem. Mater. **31**, 4793 (2019)

# Selective Isotropic Etch: Thermal Etch


## Bond energy conditions

Bond Energies	Fluorine	Chlorine	Bromine
$E_A$	5.6 eV	4.7 eV	3.6 eV
$E_S$	0.9 eV	2.3 eV	>2.3 eV
$E_O$	4.7 eV		
 Condition for etching: $E_S < E_O$ and $E_A$	Etching 	Etching 	Desorption 



✂ = energy (kinetic energy, thermal energy, photons, etc.)

Example: Halogens on Si

*Process window does not exist for many material and gas combinations. It exists for metal oxides and halides in combination with various gases and in cases where the gas is fluorine based.*




# Selective Isotropic Etch: Radical Etch




*Radicals typically don't have a small energy barrier for chemical reactions. The adsorption process is therefore less temperature dependent than that of non-radical neutrals.*

# Selective Isotropic Etch: Thermal Atomic Layer Etch

Thermal ALE with Temperature Cycling




Thermal ALE with Ligand Exchange








*Lack of overlap of the adsorption and desorption process windows can be overcome by temperature cycling or a second reaction.*

*The introduction of a second reaction divides process in modification and removal steps.*


# ALE Modification Step Types



**Typical applications:**


Adsorption / Reaction	Adsorption / Diffusion / Reaction	Ion Implantation	Conversion	Deposition
				
Plasma-less oxidation, fluorination, chlorination of metals, semiconductors, metal oxides	Plasma oxidation, fluorination, chlorination of metals, semiconductors, metal oxides	Plasma oxidation, nitridation, fluorination, chlorination of noble metals	Formation of $(\text{NH}_4)_2\text{SiF}_6$ on $\text{SiO}_2$ and $\text{SiN}$ Conversion of $\text{SiO}_2$ into $\text{Al}_2\text{O}_3$	$\text{CF}_x$ on $\text{SiO}_2$ , $\text{SiN}$ $\text{BCl}_x$ on metals and metal oxides

# ALE Removal Step Types




	Thermal cycling	Ion bombardment	Remote Plasma	Ligand exchange	Ligand addition	Chelation	Organic Salts
	Temperature 						
Typical applications:	SiO <sub>2</sub> and SiN via Formation of (NH <sub>4</sub> ) <sub>2</sub> SiF <sub>6</sub>	Directional ALE of Si, Ge, dielectrics, metals, metal oxides	Selective SiGe Oxidation/fluorination and chlorination / fluorination of metals	Metal oxides and metals	Metal oxides and metals	Metal oxides and metals	Metal oxides and metals

# Example of Thermal Isotropic ALE: HfO<sub>2</sub> HF/DMAC




Dimethyl aluminum  
chloride (DMAC)




vapor

Hafnium  
fluoride




solid

Dimethyl aluminum  
fluoride (DMAF)



volatile

Hafnium trifluoro-  
chloride




volatile

Lee et al., Chem. Mater. **28**, 7657 (2016)

## Proposed Ligand Exchange Reactions

### ALE cycle:



Reaction may repeat until HfCl<sub>4</sub> is formed.


HfF<sub>4</sub> boiling point: 970 °C

HfCl<sub>4</sub> sublimates at: 317 °C

*Thermal ALE can achieve good ARDE.*



# Etch amount of Thermal Isotropic ALE with HF/DMAC for various materials




	Material	Etch Amount / nm
1	SiN	Not measurable
2	HfO <sub>2</sub>	62.3
3	SiO <sub>2</sub>	Not measurable
4	TiN	Not measurable
5	Al <sub>2</sub> O <sub>3</sub>	111.6

A. Fischer, T. Lill, Phys. Plasmas 30, 080601 (2023).


*Thermal ALE enables isotropic selective etching of many “hard to etch” materials.*

# Thermal Isotropic Atomic Layer Etching: Aspect Ratio Dependence





Example:  
HfO<sub>2</sub> thermal ALE with HF/DMAC,  
variable gas dose

## Fluorination



- **Fluorination with HF:**
- Etch rate is affected by HF dose
- Cause: low reactivity but high mobility of HF molecules on HfO<sub>2</sub> surfaces

## Ligand exchange





- **Ligand exchange with DMAC:**
- ARDE is affected by DMAC dose
- Cause: high reactivity but low mobility of DMAC molecules on fluorinated HfO<sub>2</sub> surfaces

*Thermal ALE can achieve good ARDE.*

# Materials and Precursors


Material type	Precursors	Conversion to
<b>Metals</b> Co Cu, Ni Fe Ge Mo, W Ni, Pd, Pt	$H^+ hfac$ , $H^+ acac$ $H^+ hfac$ $H^+ acac$ thermal cycling $BCl_3$ $P(CH_3)_3$	chloride oxide chloride chloride oxide then $B_2O_3$ chloride
<b>Metal oxides</b> $Ga_2O_3$ , $VO_2$ , $ZnO$ , $InGaZnO_4$ , $Al_2O_3$ , $HfSiO_2$ , $HfO_2$ , $HfZrO_2$ , $ZrO_2$ $CoO$ , $ZnO$ , $F_2O_3$ , $NiO$	$Al(CH_3)_3$ , DMAC, $Sn(acac)_2$ TMEDA	fluoride fluoride chloride
<b>Nitrides</b> $AlN$ $GaN$ $Si_3N_4$ $TiN$	$Sn(acac)_2$ $BCl_3$ $Al(CH_3)_3$ HF	fluoride fluoride $Al_2O_3$ oxide
<b>Semiconductors</b> $InAlAs$ , $InGaAs$ Si	DMAC $BCl_3$	fluoride oxide then $B_2O_3$
<b>Oxides</b> $SiO_2$ $InGaZnO_4$	$Al(CH_3)_3$ DMAC	fluoride fluoride




Source: A. Fischer, SPIE short course

# Mechanisms and types of Thermal Isotropic ALE


## Ligand exchange (example: $\text{Al}_2\text{O}_3$ )




## Conversion (example: silicon)




## Oxidation / Fluorination (example: TiN)



## Chelation with diketones (example: cobalt)



## Conversion and thermal cycling (example: silicon)



Fluorination and ligand-exchange. The first example was published by Lee *et al.* on  $\text{Al}_2\text{O}_3$  ALE using HF and  $\text{Sn}(\text{acac})_2$ .

Oxidation, conversion, fluorination and ligand-exchange. This is an ALE mechanism that is particularly relevant for silicon ALE. Elemental silicon is oxidized either at high temperature with  $\text{O}_2$  or with  $\text{O}_3$ . Its oxide is then converted into aluminum oxide via TMA and the latter volatilized using ligand-exchange with TMA.


Oxidation to raise the oxidation state. This approach has been used if a lower oxidation state of a metal is not reactive with a compound that volatilizes it, but the higher oxidation state is. In TiN, for example, the oxidation state of the metal can be increased from 3+ when it is bonded to nitrogen to 4+ via oxidation with ozone to  $\text{TiO}_2$ .

Halogenation followed by reaction with diketons. A cobalt ALE process exists which uses chlorine to modify the surface and hexafluoro-acetylacetone or acetylacetone in the removal step.

Temperature modulation mechanism. Ikeda *et al.* (Appl. Surf. Sci. 112, 87 (1997)) proposed an ALE mechanism for metallic germanium during which its surface is modulated with chlorine at lower temperatures and then volatilized at a higher temperature.

# Mechanisms and types of Thermal Isotropic ALE


## Oxidation, conversion and volatile fluoride (example: tungsten)



Johnson *et al.*,  
ACS Appl. Mater.  
Interfaces 9, 34435 (2017)

Oxidation, conversion to another metal oxide and fluorination to volatile fluoride. This class has been reported for etching of tungsten or molybdenum, respectively. The conversion to another metal oxide such as  $B_2O_3$  is preceded by a primary oxidation of the metal via  $O_3$  or an  $O_2$  plasma.


## Chlorine-fluorine exchange (example: titanium oxide)



Lemaire *et al.*, Chem.  
Mater. 29, 16, 6653  
(2017)

Chlorine-fluorine ligand-exchange. For example,  $TiO_2$  can be fluorinated via  $WF_6$  at lower temperatures ( $<170^\circ C$ ) and its fluorine ligands replaced by chlorine via application of  $BCl_3$  resulting in a volatilization of titanium.

## Ligand addition (example: cobalt oxide)



Partridge *et al.*,  
Chem. Mater. 35, 2058 (2023)

Ligand addition. Lii-Rosales *et al.*, Partridge *et al.*, and Murdzek *et al.* showed that metals such as Ni, Pd, Pt and metal oxides such as CoO, ZnO,  $Fe_2O_3$ , and NiO can be etched after chlorination using TMEDA (Tetramethylethylenediamine) and trimethylphosphine.




*Several mechanisms for thermal ALE have been discovered.*

*The most versatile are ligand exchange, ligand addition chelation, and oxidation/fluorination.*

# Thermal ALE of “hard to etch” materials”: Copper



Increase in surface roughness





No change in surface roughness

E. Mohimi, X. Chu, B. Trinh, S. Babar, G. Girolami, J. R. Abelson, “Thermal Atomic Layer Etching of Copper by Sequential Steps Involving Oxidation and Exposure to Hexafluoroacetylacetone”, ECS Journal of Solid State Science and Technology **7**, P491 (2018).

*Copper can be etched using chelation reaction with copper oxide.*

# Thermal ALE of “hard to etch” materials”: Gold





J. Partridge, J. Murdzek, V. Johnson, A. Cavanagh, V. Sharma, S. M. George, “Thermal Atomic Layer Etching of Gold Using Sulfuryl Chloride for Chlorination and Triethylphosphine for Ligand Addition”, Chem. Mater. **36**, 5149 (2024).

*Gold can be etched with thermal ALE using  $\text{SO}_2\text{Cl}_2$  sulfuryl chloride and  $\text{P}(\text{Me})_3$  as the reactants using a ligand addition mechanism.*



# Thermal ALE of “hard to etch” materials”: Platinum



A. Lii-Rosales, V. L. Johnson, S. Sharma, A. Fischer, T. Lill, S. M George, “Volatile Products from Ligand Addition of  $\text{P}(\text{CH}_3)_3$  to  $\text{NiCl}_2$ ,  $\text{PdCl}_2$ , and  $\text{PtCl}_2$ : Pathway for Metal Thermal Atomic Layer Etching”, J. Phys. Chem. C **126**, 8287 (2022).


*Trimethylphosphine etches  $\text{PtCl}_2$  via ligand addition mechanism. This suggests that Pt thermal ALE should be possible using  $\text{SO}_2\text{Cl}_2$  and  $\text{P}(\text{Me})_3$  as the reactants.*



# Performance Metrics: Radical Etch vs. Thermal Etch and Thermal ALE

Metric	Thermal Etch	Thermal ALE	Radical etch	Explanation
Materials Versatility				Based on the number of known etching chemistries.
Etch rate				Cycling in ALE limits etching rate.
Uniformity across wafer				Thermal and radical etch require gas flow tuning across wafer.
Aspect Ratio Dependent Etching (ARDE)				Recombination of radicals on sidewalls.
Surface smoothness				Thermal etch: Very sensitive to crystalline structure and composition changes.
Selectivity				Radical etch: Chemical contrast reduced by radical reactivity.
CD control				ALE is superior due to self-limited steps.

# Main Challenges for ASD and ALD / Selective Isotropic Etch




- **Selectivity to dielectric isolation layer**
- Selectivity enhancement steps maybe needed (ALE etchback, blocking layers)
- Very long deposition for fill of deep recesses

- **ALE sensitivity to voids**
- Longer process due to ALE etchback
- Process time depth independent
- Halogen residues after ALE
- Very long etch for thin layers in deep recesses

*ASD is very challenging, and processes are not widely available.  
ALD / ALE film stacking can be applied to film stacking in narrow and deep structures.*


# Aspect Ratio Dependence of ALD / Selective Isotropic Etch Film Stacking

$H < W$



- For aspect ratios  $H/W < 1$ , material insertion with ALD / ALE requires large overburden
- This increases cost and space may not be available
- **Bottoms-up area selective ALD (ASD) is preferred**



$H > W$



- For aspect ratios  $H/W < 1$ , ALD / ALE materials insertion is feasible and efficient
- Throughout for ALD and ALE is proportional to  $W$  only
- **ALD / ALE insertion is preferred**

*ALD / ALE film stacking can be applied to film stacking in narrow and deep structures.*

# Seam / Void Sensitivity of ALD/ALE Integration




ALE of  $\text{Al}_2\text{O}_3$  with fluorine /  $\text{RCl}_x$

*D. Kioussis, ALD/ALE conference 2024*

*Void attack can be prevented in ALE if the molar volume of the modified film is larger than of the original film.*

# Logic Devices: Fin Reveal Etch ( $\text{SiO}_2$ )



*Fin reveal is one of the critical isotropic etch applications in FinFET gate integration.*


# ALD of SiO<sub>2</sub> and SiN

## SiO<sub>2</sub>

### Thermal ALD (room temperature):


SiCl<sub>4</sub> / H<sub>2</sub>O with pyridine or NH<sub>3</sub> catalysts (RT)

Tetraethoxysilane (TEOS) / H<sub>2</sub> with NH<sub>3</sub> catalyst (RT)



### PEALD:

Aminosilanes / O<sub>3</sub>, O<sub>2</sub> plasma



## SiN


### Thermal ALD:

SiCl<sub>4</sub> / NH<sub>3</sub> (>400°C)

### PEALD:


SiH<sub>2</sub>Cl<sub>2</sub> / NH<sub>3</sub> plasma (250-400°C)

BTBAS / N<sub>2</sub> (80 – 500 °C)



Ovanesyan et al. *J. Vac. Sci. Technol. A* 37, 060904 (2019).




# Thermal Etching / ALE of SiO<sub>2</sub> and SiN with HF and NH<sub>3</sub>



HF and NH<sub>3</sub> gases can etch SiO<sub>2</sub> and SiN with high selectivity with respect to each other.

To improve ARDE, the gases can be cycled (imec, TEL, SPIE 2022).



These processes may involve the formation of (NH<sub>4</sub>)<sub>2</sub>SiF<sub>6</sub> (opinion of presenter, not mentioned in paper).



M. Junige, S. M. George, "Selectivity between SiO<sub>2</sub> and SiN<sub>x</sub> during Thermal Atomic Layer Etching Using Al(CH<sub>3</sub>)<sub>3</sub>/HF and Spontaneous Etching Using HF and Effect of HF + NH<sub>3</sub> Codosing",


# Logic Devices: Nanosheet Cavity Etch (Si/SiGe)

## Target structure:




## Requirements:

- Infinite selectivity SiGe / Si and in the future SiGe (1) / SiGe (2)
- Ge concentration as low as possible to avoid lattice defects and interface diffusion
- Square etch front
- Square tip



## Solutions:

- Currently done with various dry etch processes some of them cyclic (passivation / etch)
- Selective native oxide removal before recess (vapor etch or ALE)
- SiGe ALE process: Abdulagatov et al. JVST A 39, 022602 (2021)




Zhao EDTM 2021


Si
  SiGe
  Metal 1
  Metal 2
  SOC
  High k
  W
  SiO<sub>2</sub>
 SiN
  SiCO(N)




# Thermal Etching of SiGe with $F_2$ Gas




t=20s



t=40s



t=60s




t=80s

Partial pressure of  $F_2$  is 6 mTorr. The temperature is 40°C.

Zajo et al., J. Vac. Sci. Technol. A **43**, 013007 (2025).

*Knudsen transport, small sticking coefficient, only small fraction of incoming  $F_2$  reacts with SiGe:  
Good top to bottom performance.*

# Thermal Etching of SiGe with $\text{ClF}_3$ Gas





## Findings from DFT computations:

- Incorporation of Ge atom into the Si lowers fluorination  $E_a$
- Double-F-transfer is predicted on the Ge-only and SiGe structures with the Ge atom being the front atom. The reaction results in a more negative  $\Delta E$  and lower  $E_a$  than does the single-F-transfer
- Ge atom located on the second- and third-nearest-neighbor sites can still lower the  $E_a$  of the fluorination reaction. This indicates feasibility SiGe:Si selective etching with low Ge concentration.
- $\text{ClF}_3$  dissociating and creating F radicals, it is more likely to happen when fluorinating Si than a Ge atom. Reducing F radicals possibly formed near the surface may help protect an Si front.

Y. Tsai, M. Wang, J. Vac. Sci. Technol. B **40**, 013201 (2022).


# Logic Devices: Nanosheet Inside Spacer Etch (SiN)

## Target structure:



## Requirements:

- Selectivity to Si, hardmask, hardmask spacer
- Top to bottom uniformity
- Insensitivity to seams



## Solutions:


- ALD without seams
- ALE with undersaturated steps
- ALE with modification step with expanding volume



Y. Oniki SPCC 2020



Si SiGe Metal 1 Metal 2 SOC High k W SiO<sub>2</sub> SiN SiCO(N)

# Logic Devices: CFET Inside Spacer with MDI




*Two ALD and three isotropic selective etches just to form the inside spacer.*


# Logic Devices: Workfunction metals




High k ALD




WFM1 ALD




W ALD / iso etch




WFM1 iso etch




SiO<sub>2</sub> ALD




SiO<sub>2</sub> iso etch




WFM2 ALD



W ALD




W/WFM2 iso etch



SiO<sub>2</sub> ALD / iso etch

*6 ALD and 5 isotropic selective etches to form high k / metal gates.*

# 3D NAND ALD Opportunity: ONO




*Charge trap ONO layer drive ALD deposition as aspect ratios increase.*


■ Poly-Si ■ Substrate (Si) ■ W ■ Al or Cu ■ SiO<sub>2</sub> ■ SiN

# 3D NAND ALD / ALE Opportunities: Ferroelectric Blocking and Charge Trap Layers


Conventional NAND




With Anti-Ferroelectric Blocking Layer  
Shin et al., IEDM 2020




Ferroelectric NAND  
Yoon et al., VLSI 2023



## Formation of thin ferroelectric doped HfO<sub>x</sub>:





ALD: HfCl<sub>4</sub> / H<sub>2</sub>O ALD, 300°C





ALD: HfCl<sub>4</sub> / H<sub>2</sub>O ALD, 300°C

Yurchuk et al., Thin Solid Films **533**, 88 (2013)

 Amorphous doped HfO<sub>2</sub>  Crystalline doped HfO<sub>2</sub>

*Switch to ferroelectric HfO<sub>x</sub> blocking and charge trap layers and ferroelectric device may drive need for ALD. This ferroelectric films can be realized combining ALD and ALE.*

# 3D DRAM / VDRAM: Vertical and Horizontal Bitline Implementations





1	Capacitor
2	Horizontal Wordline
3	Vertical Bitline
4	Vertical Wordline
5	Horizontal Bitline

*3D DRAM integration requires many lateral processing steps with ALD, ALE and thermal etching.  
In contrast to logic devices, 3D DRAM features many very long lateral building blocks such as capacitors.*




# VDRAM Capacitor Integration



6 ALD and 6 isotropic selective etches to form high k / metal gates.

# Emerging Memories



*Combination of ALD and ALE can be used to improve cell separation in PCRAM and RRAM memories.*

# Summary

- 3D integration requires high fidelity patterning, vertical and lateral etch and deposition.
- High fidelity patterning is enabled by ALD and directional ALE.
- The high aspect ratio scaffolds for 3D devices are made of conventional materials.
- The deposition and etch processes for realizing high aspect ratio scaffolds require very high deposition and etching rates. One of the innovations is cryo etching.
- Lateral integration is achieved by alternating ALD and selective isotropic etching processes.
- Among the isotropic etching processes, ALE allows etching of traditionally “hard to etch” materials and excellent top to bottom etch rate uniformity. The drawback is low etching rate.
- Device integration benefits from knowledge of the performance characteristics of all the deposition and etching technologies.

